Property:cache alignment

---

BoxMatrix >> Box-Models >> cache_alignment

@ BoxMatrix   -   IRC-Chat   -   Translate: de es fr it nl pl

News

Selectors

Models

Accessories

Components

Environment

Config

Commands

System

Webif

Software

Develop

Lexicon

Community

Project

Media

---

Supported

FRITZ!Box

Relatives

Telekom

Others

Mesh-Sets

Generations

Moddables

Aliases

Nick-Names

HWR-Names

Vapors

Benchmark

---

CPUinfo-Property

Property:	cache_alignment   -   type CPUinfo	Wiki	Freetz	IPPF	whmf	AVM	Web
Location:	Box-Models >> Benchmark-Results   -   Origin: ATOM
Value:	64
Properties:	Firmware: 7.29 - 7.39
Function:	ATOM: Memory alignment of the cache lines.

Goto:   Examples  -  Dependencies   -   Model-Matrix   -   Help Supportdata2   -   SMW-Browser

Details

cache_alignment lists the memory alignment of the cache lines.

A cache line is the smallest portion of memory which could be mapped to a cache.

See also clflush-size.

Examples

ATOM cpuinfo   -   Excerpt from the 6490 fw 7.29   -   the flags are just a single line:

processor	: 0                                      # first per processor block
vendor_id	: GenuineIntel
cpu family	: 6
model		: 53
model name	: Intel(R) Atom(TM) CPU  652   @ 1.20GHz
stepping	: 8
microcode	: 0x107    # added from 6660
cpu MHz		: 1200.042
cache size	: 256 KB
physical id	: 0
siblings	: 2
core id		: 0
cpu cores	: 1
apicid		: 0
initial apicid	: 0
fdiv_bug	: no
hlt_bug		: no
f00f_bug	: no
coma_bug	: no
fpu		: yes
fpu_exception	: yes
cpuid level	: 10
wp		: yes
flags		: fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov pat pse36 clflush
                  dts acpi mmx fxsr sse sse2 ss ht tm pbe nx lm constant_tsc arch_perfmon pebs bts
                  nonstop_tsc aperfmperf pni dtes64 monitor ds_cpl vmx est tm2 ssse3 cx16 xtpr pdcm
                  movbe lahf_lm arat dts tpr_shadow vnmi flexpriority
bugs		: cpu_meltdown spectre_v1 spectre_v2 spec_store_bypass l1tf mds swapgs
                  itlb_multihit    # added from 6660
bogomips	: 2400.08
clflush size	: 64
cache_alignment	: 64
address sizes	: 36 bits physical, 48 bits virtual
power management:

processor	: 1                                      # second per processor block
<snip>

Dependencies

Daily updated index of all dependencies of this property. Last update: GMT.
A ** in the Mod column marks info from Supportdata2 probes, which will always stay incomplete.
A - in the Mod column marks manual research, the Firmware then shows where the Object occurs, not the Relation.

Relation	Typ	Object	Mod	Firmware	Info	Origin
0 dependencies for this property

Model-Matrix

Daily updated index of the presence, path and size of this property for each model. Last update: 2024-11-21 05:21 GMT.
Showing all models using this property. Click any column header (click-wait-click) to sort the list by the respective data.
The (main/scrpn/boot/arm/prx/atom/rtl) label in the Model column shows which CPU is meant for Multi-Linux models.
Note that this list comes from Supportdata2 probes, which can have arbitrary settings and come from different firmware versions.
It doesn't say much if a model is not listed here. It may be a missing supportdata2 file or just a disabled feature.

Model	Firmware	Value	SoC
FRITZ!Box 6430 Cable (atom)	7.29	64	Puma6
FRITZ!Box 6490 Cable (atom)	7.29 - 7.39	64	Puma6
FRITZ!Box 6660 Cable (atom)	7.29	64	Puma7
3 models use this property

Help Supportdata2

The data in this article is incomplete since it was manually collected using the Supportdata2 project.

Unlike the Supportdata-Probes which have been collected for years Supportdata2 is brand new and only has a few probes.
If you have access to a shell then please help to extend the Supportdata2 collection to improve this data.

It's easy and it's done in minutes. Please send created data as an Email attachment to the address listed here. Thanks!

SMW-Browser

Property:cache alignment

Information is currently being retrieved from the backend.